Sciweavers

189 search results - page 4 / 38
» Design and implementation of WIRE Diameter
Sort
View
DAC
2001
ACM
14 years 10 months ago
Route Packets, Not Wires: On-Chip Interconnection Networks
Using on-chip interconnection networks in place of ad-hoc global wiring structures the top level wires on a chip and facilitates modular design. With this approach, system modules...
William J. Dally, Brian Towles
ACMDIS
2004
ACM
14 years 3 months ago
The calder toolkit: wired and wireless components for rapidly prototyping interactive devices
Toolkits and other tools have dramatically reduced the time and technical expertise needed to design and implement graphical user interfaces (GUIs) allowing high-quality, iterativ...
Johnny C. Lee, Daniel Avrahami, Scott E. Hudson, J...
FPGA
2008
ACM
131views FPGA» more  FPGA 2008»
13 years 11 months ago
WireMap: FPGA technology mapping for improved routability
This paper presents a new technology mapper, WireMap. The mapper uses an edge flow heuristic to improve the routability of a mapped design. The heuristic is applied during the ite...
Stephen Jang, Billy Chan, Kevin Chung, Alan Mishch...
JCM
2006
126views more  JCM 2006»
13 years 9 months ago
A Multicast Transport Protocol Design Methodology: Analysis, Implementation and Performance Evaluation
In this paper, we propose and analyze a multicast application called SOMA (SynchrOnous Multicast Application) which offers multicast file transfer service in an asymmetric intra-ca...
Pilar Manzanares-Lopez, Juan Carlos Sanchez-Aarnou...
MICRO
2007
IEEE
115views Hardware» more  MICRO 2007»
14 years 4 months ago
Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0
A significant part of future microprocessor real estate will be dedicated to L2 or L3 caches. These on-chip caches will heavily impact processor performance, power dissipation, a...
Naveen Muralimanohar, Rajeev Balasubramonian, Norm...