Sciweavers

584 search results - page 4 / 117
» Design and implementation of correlating caches
Sort
View
ICMCS
2006
IEEE
149views Multimedia» more  ICMCS 2006»
14 years 1 months ago
Design and Implementation of a Multimedia Personalized Service Over Large Scale Networks
In this paper, we proposed to setup a distributed multimedia system which aggregates the capacity of multiple servers to provide customized multimedia services in a cost-effective...
Xiaorong Li, Terence Gih Guang, Bharadwaj Veeraval...
FPL
2007
Springer
78views Hardware» more  FPL 2007»
14 years 1 months ago
Dynamic Cache Switching in Reconfigurable Embedded Systems
The idea of changing cache attributes to suit an application has been explored for single programs. As the popularity of reconfigurable softcore systems grows and these systems in...
John Shield, Peter Sutton, Philip Machanick
IEEEPACT
2005
IEEE
14 years 1 months ago
Design and Implementation of a Compiler Framework for Helper Threading on Multi-core Processors
Helper threading is a technique that utilizes a second core or logical processor in a multi-threaded system to improve the performance of the main thread. A helper thread executes...
Yonghong Song, Spiros Kalogeropulos, Partha Tiruma...
SIGMETRICS
1998
ACM
112views Hardware» more  SIGMETRICS 1998»
13 years 11 months ago
Implementing Cooperative Prefetching and Caching in a Globally-Managed Memory System
This paper presents cooperative prefetching and caching — the use of network-wide global resources (memories, CPUs, and disks) to support prefetching and caching in the presence...
Geoffrey M. Voelker, Eric J. Anderson, Tracy Kimbr...
ICCD
2001
IEEE
106views Hardware» more  ICCD 2001»
14 years 4 months ago
A Low-Power Cache Design for CalmRISCTM-Based Systems
Lowering power consumption in microprocessors, whether used in portables or not, has now become one of the most critical design concerns. On-chip cache memories tend to occupy dom...
Sangyeun Cho, Wooyoung Jung, Yongchun Kim, Seh-Woo...