Sciweavers

1799 search results - page 143 / 360
» Design considerations for MRAM
Sort
View
NORDICHI
2004
ACM
15 years 10 months ago
Survey on the UCD integration in the industry
The primary contribution of this paper is investigating how the User Centered Design approach is integrated into the industry. Employing a structured web-survey, targeted to the u...
Giorgio Venturi, Jimmy Troost
FPL
2004
Springer
90views Hardware» more  FPL 2004»
15 years 10 months ago
Run-Time-Conscious Automatic Timing-Driven FPGA Layout Synthesis
Abstract. Layout tools for FPGAs can typically be run in two different modes: non-timing-driven and timing-driven. Non-timing-driven mode produces a solution quickly, without consi...
Jason Helge Anderson, Sudip Nag, Kamal Chaudhary, ...
ISLPED
2003
ACM
155views Hardware» more  ISLPED 2003»
15 years 10 months ago
Low-power high-level synthesis for FPGA architectures
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
Deming Chen, Jason Cong, Yiping Fan
ISPD
2003
ACM
105views Hardware» more  ISPD 2003»
15 years 10 months ago
Partition-driven standard cell thermal placement
The thermal problem has been emerged as one of the key issues for next-generation IC design. In this paper, we propose a scheme to achieve better thermal distribution for partitio...
Guoqiang Chen, Sachin S. Sapatnekar
147
Voted
ICCAD
2000
IEEE
188views Hardware» more  ICCAD 2000»
15 years 9 months ago
Bus Optimization for Low-Power Data Path Synthesis Based on Network Flow Method
— Sub-micron feature sizes have resulted in a considerable portion of power to be dissipated on the buses, causing an increased attention on savings for power at the behavioral l...
Sungpack Hong, Taewhan Kim