Sciweavers

149 search results - page 18 / 30
» Design of Network Topology in an Adversarial Environment
Sort
View
MOBIHOC
2009
ACM
14 years 8 months ago
Secure multidimensional range queries in sensor networks
Most future large-scale sensor networks are expected to follow a two-tier architecture which consists of resource-rich master nodes at the upper tier and resource-poor sensor node...
Rui Zhang, Jing Shi, Yanchao Zhang
CCS
2009
ACM
14 years 2 months ago
MYSEA: the monterey security architecture
Mandated requirements to share information across different sensitivity domains necessitate the design of distributed architectures to enforce information flow policies while pr...
Cynthia E. Irvine, Thuy D. Nguyen, David J. Shiffl...
TRIDENTCOM
2005
IEEE
14 years 1 months ago
Integrated Network Experimentation using Simulation and Emulation
Discrete-event packet-level network simulation is well-known and widely used. Network emulation is a hybrid approach that combines real elements of a deployed networked applicatio...
Shashi Guruprasad, Robert Ricci, Jay Lepreau
CODES
2003
IEEE
14 years 28 days ago
A modular simulation framework for architectural exploration of on-chip interconnection networks
Ever increasing complexity and heterogeneity of SoC platforms require diversified on-chip communication schemes beyond the currently omnipresent shared bus architectures. To prev...
Tim Kogel, Malte Doerper, Andreas Wieferink, Raine...
DATE
2004
IEEE
129views Hardware» more  DATE 2004»
13 years 11 months ago
Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach
A challenge facing designers of systems on chip (SoC) containing networks on chip (NoC) is to find NoC instances that balance the cost (e.g. area) and performance (e.g. latency an...
Santiago González Pestana, Edwin Rijpkema, ...