Sciweavers

1264 search results - page 152 / 253
» Designing Safe, Reliable Systems using Scade
Sort
View
AUTOMOTIVEUI
2009
ACM
15 years 8 months ago
Towards an H-Mode for highly automated vehicles: driving with side sticks
The increasing traffic volume confronts the road user with a challenging task. The high number of traffic deaths might not be reducible with passive safety alone. However systems ...
Martin Kienle, Daniel Damböck, Johann Kelsch,...
ICCAD
2008
IEEE
106views Hardware» more  ICCAD 2008»
16 years 1 months ago
Process variability-aware transient fault modeling and analysis
– Due to reduction in device feature size and supply voltage, the sensitivity of digital systems to transient faults is increasing dramatically. As technology scales further, the...
Natasa Miskov-Zivanov, Kai-Chiang Wu, Diana Marcul...

Publication
351views
17 years 4 months ago
Synthesizable High Level Hardware Descriptions
Modern hardware description languages support code-generation constructs like generate/endgenerate in Verilog. These constructs are intended to describe regular or parameterized ha...
Jennifer Gillenwater, Gregory Malecha, Cherif Sala...
DATE
2007
IEEE
55views Hardware» more  DATE 2007»
15 years 10 months ago
Sensitivity analysis for fault-analysis and tolerance in RF front-end circuitry
RFIC reliability is fast becoming a major bottleneck in the yield and performance of modern IC systems, as process complexity and levels of integration continually increase. Due t...
Tejasvi Das, P. R. Mukund
ISCA
2009
IEEE
137views Hardware» more  ISCA 2009»
15 years 10 months ago
A case for an interleaving constrained shared-memory multi-processor
Shared-memory multi-threaded programming is inherently more difficult than single-threaded programming. The main source of complexity is that, the threads of an application can in...
Jie Yu, Satish Narayanasamy