Sciweavers

1264 search results - page 234 / 253
» Designing Safe, Reliable Systems using Scade
Sort
View
TC
1998
13 years 7 months ago
Methodologies for Tolerating Cell and Interconnect Faults in FPGAs
—The very high levels of integration and submicron device sizes used in current and emerging VLSI technologies for FPGAs lead to higher occurrences of defects and operational fau...
Fran Hanchek, Shantanu Dutt
BMCBI
2011
13 years 2 months ago
Detection of viral sequence fragments of HIV-1 subfamilies yet unknown
Background: Methods of determining whether or not any particular HIV-1 sequence stems - completely or in part - from some unknown HIV-1 subtype are important for the design of vac...
Thomas Unterthiner, Anne-Kathrin Schultz, Jan Bull...
MICRO
2009
IEEE
507views Hardware» more  MICRO 2009»
14 years 2 months ago
Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling
Phase Change Memory (PCM) is an emerging memory technology that can increase main memory capacity in a cost-effective and power-efficient manner. However, PCM cells can endure on...
Moinuddin K. Qureshi, John Karidis, Michele France...
SIGUCCS
2003
ACM
14 years 19 days ago
Higher education ERP: a framework to reduce the pain
Higher Education Institutions are now spending a significant portion of their budget to implement and maintain modern Enterprise Resource Planning (ERP) solutions. ERP is a softwa...
Kris T. Pegah, Mahmoud Pegah, Terry M. Dillow
DAC
2009
ACM
14 years 8 months ago
Process variation characterization of chip-level multiprocessors
Within-die variation in leakage power consumption is substantial and increasing for chip-level multiprocessors (CMPs) and multiprocessor systems-on-chip. Dealing with this problem...
Lide Zhang, Lan S. Bai, Robert P. Dick, Li Shang, ...