2945 search results - page 550 / 589 » Designing and Implementing Malicious Hardware |
125
Voted
DSD
2009
IEEE
15 years 11 months ago
2009
IEEE
—The scalability and performance of the Internet depends critically on the performance of its packet switches. Current packet switches are based on single-hop crossbar fabrics, w...
132
click to vote
MICRO
2009
IEEE
15 years 10 months ago
2009
IEEE
On-chip networks are critical to the scaling of future multicore processors. The challenge for on-chip network is to reduce the cost including power consumption and area while pro...
153
click to vote
MICRO
2009
IEEE
15 years 10 months ago
2009
IEEE
Cache blocks often exhibit a small number of uses during their life time in the last-level cache. Past research has exploited this property in two different ways. First, replacem...
147
click to vote
MICRO
2009
IEEE
15 years 10 months ago
2009
IEEE
With transistor miniaturization leading to an abundance of on-chip resources and uniprocessor designs providing diminishing returns, the industry has moved beyond single-core micr...
124
click to vote
DATE
2008
IEEE
15 years 10 months ago
2008
IEEE
This paper proposes a dynamic cache repartitioning technique that enhances compositionality on platforms executing media applications with multiple utilization scenarios. The repa...