Sciweavers

559 search results - page 59 / 112
» Designing secure systems on reconfigurable hardware
Sort
View
CVPR
1998
IEEE
14 years 9 months ago
Real-Time 2-D Feature Detection on a Reconfigurable Computer
We have designed and implemented a system for real-time detection of 2-D features on a reconfigurable computer based on Field Programmable Gate Arrays (FPGA `s). We envision this ...
Arrigo Benedetti, Pietro Perona
DATE
2009
IEEE
119views Hardware» more  DATE 2009»
14 years 2 months ago
Bitstream relocation with local clock domains for partially reconfigurable FPGAs
—Partial Reconfiguration (PR) of FPGAs presents many opportunities for application design flexibility, enabling tasks to dynamically swap in and out of the FPGA without entire sy...
Adam Flynn, Ann Gordon-Ross, Alan D. George
ISCAS
2007
IEEE
141views Hardware» more  ISCAS 2007»
14 years 1 months ago
Analog Emulation of a Reconfigurable Tap Changing Transformer
—Accurate analog models of power system components are required in order to realize an analog computation engine for power systems. Analog computation is an area of continued int...
Aaron St. Leger, Juan C. Jimenez, Agung Fu, Sanal ...
IPPS
2006
IEEE
14 years 1 months ago
Automatic application-specific microarchitecture reconfiguration
Applications for constrained embedded systems are subject to strict time constraints and restrictive resource utilization. With soft core processors, application developers can cu...
Shobana Padmanabhan, Ron K. Cytron, Roger D. Chamb...
EH
2003
IEEE
136views Hardware» more  EH 2003»
14 years 29 days ago
Experimental Results in Evolutionary Fault-Recovery for Field Programmable
This paper presents experimental results of fast intrinsic evolutionary design and evolutionary fault recovery of a 4-bit Digital to Analog Converter (DAC) using the JPL stand-alo...
Ricardo Salem Zebulum, Didier Keymeulen, Vu Duong,...