Sciweavers

1226 search results - page 14 / 246
» Designing systems-on-chip using cores
Sort
View
DAC
2005
ACM
14 years 8 months ago
MP core: algorithm and design techniques for efficient channel estimation in wireless applications
Channel estimation and multiuser detection are enabling technologies for future generations of wireless applications. However, sophisticated algorithms are required for accurate c...
Yan Meng, Andrew P. Brown, Ronald A. Iltis, Timoth...
ICCD
2005
IEEE
131views Hardware» more  ICCD 2005»
14 years 4 months ago
A Flexible Design Methodology for Analog Test Wrappers in Mixed-Signal SOCs
The manufacturing test cost for mixed-signal SOCs is widely recognized to be much higher than that for digital SOCs. It has been shown in recent prior work that the use of analog ...
Anuja Sehgal, Sule Ozev, Krishnendu Chakrabarty
EH
2003
IEEE
135views Hardware» more  EH 2003»
14 years 1 months ago
Towards Evolvable IP Cores for FPGAs
The paper deals with a new approach to the design of adaptive hardware using common Field Programmable Gate Arrays (FPGA). The ultimate aim is to develop evolvable IP (Intellectua...
Lukás Sekanina
MSE
2005
IEEE
118views Hardware» more  MSE 2005»
14 years 1 months ago
Use of a Soft-Core Processor in a Hardware/Software Codesign Laboratory
This paper describes our experience to date and current plans for a senior-level microelectronics laboratory course on hardware/software codesign. The course utilizes an open-sour...
Roger D. Chamberlain, John W. Lockwood, Saurabh Ga...
FPT
2005
IEEE
134views Hardware» more  FPT 2005»
14 years 1 months ago
Post-Silicon Debug Using Programmable Logic Cores
Producing a functionally correct integrated circuit is becoming increasingly difficult. No matter how careful a designer is, there will always be integrated circuits that are fabr...
Bradley R. Quinton, Steven J. E. Wilton