Sciweavers

1226 search results - page 242 / 246
» Designing systems-on-chip using cores
Sort
View
ISCA
2000
IEEE
156views Hardware» more  ISCA 2000»
14 years 2 days ago
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit
Reconfigurable hardware has the potential for significant performance improvements by providing support for application−specific operations. We report our experience with Chimae...
Zhi Alex Ye, Andreas Moshovos, Scott Hauck, Prithv...
RTSS
1998
IEEE
13 years 12 months ago
Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processors
The energy efficiency of systems-on-a-chip can be much improved if one were to vary the supply voltage dynamically at run time. In this paper we describe the synthesis of systems-...
Inki Hong, Gang Qu, Miodrag Potkonjak, Mani B. Sri...
VISUALIZATION
1998
IEEE
13 years 12 months ago
Extremal feature extraction from 3-D vector and noisy scalar fields
We are interested in feature extraction from volume data in terms of coherent surfaces and 3-D space curves. The input can be an inaccurate scalar or vector field, sampled densely...
Chi-Keung Tang, Gérard G. Medioni
SIGCOMM
1998
ACM
13 years 12 months ago
QoSMIC: Quality of Service Sensitive Multicast Internet Protocol
In this paper, we present, QoSMIC, a multicast protocol for the Internet that supports QoS-sensitive routing, and minimizes the importance of a priori con guration decisions such...
Michalis Faloutsos, Anindo Banerjea, Rajesh Pankaj
ICCAD
1997
IEEE
108views Hardware» more  ICCAD 1997»
13 years 12 months ago
Negative thinking by incremental problem solving: application to unate covering
We introduce a new technique to solve exactly a discrete optimization problem, based on the paradigm of “negative” thinking. The motivation is that when searching the space of...
Evguenii I. Goldberg, Luca P. Carloni, Tiziano Vil...