Sciweavers

346 search results - page 9 / 70
» Developing Morphological Building Blocks: From Design to Imp...
Sort
View
DATE
2006
IEEE
195views Hardware» more  DATE 2006»
14 years 1 months ago
Application specific instruction processor based implementation of a GNSS receiver on an FPGA
In this paper the concept of a reconfigurable hardware macro to be used as a generic building block in lowpower, low-cost SoC for multioperable GNSS positioning is described, feat...
Götz Kappen, Tobias G. Noll
WOSP
2005
ACM
14 years 1 months ago
A model transformation framework for the automated building of performance models from UML models
In order to effectively validate the performance of software systems throughout their development cycle it is necessary to continuously build performance models from software mod...
Andrea D'Ambrogio
FPGA
1998
ACM
140views FPGA» more  FPGA 1998»
13 years 11 months ago
More Wires and Fewer LUTs: A Design Methodology for FPGAs
In designing FPGAs, it is important to achieve a good balance between the number of logic blocks, such as Look-Up Tables (LUTs), and wiring resources. It is dicult to nd an optim...
Atsushi Takahara, Toshiaki Miyazaki, Takahiro Muro...
ISCAS
2005
IEEE
191views Hardware» more  ISCAS 2005»
14 years 1 months ago
Behavioural modeling and simulation of a switched-current phase locked loop
Recent work has shown that the use of switched current methods can provide an effective route to implementation of analog IC functionality using a standard digital CMOS process. Fu...
Peter R. Wilson, Reuben Wilcock
IJMMS
2006
84views more  IJMMS 2006»
13 years 7 months ago
Identity and role - A qualitative case study of cooperative scenario building
In this study, we argue that users participating in the design process will form the participation as a function of their professional role, but also as a function of their identi...
David Dinka, Jonas Lundberg