Sciweavers

410 search results - page 34 / 82
» Diagonal routing in high performance microprocessor design
Sort
View
COMPSAC
2007
IEEE
14 years 2 months ago
Performance Prediction of Service-Oriented Applications based on an Enterprise Service Bus
An Enterprise Service Bus (ESB) is a standards-based integration platform that combines messaging, web services, data transformation, and intelligent routing in a highly distribut...
Yan Liu, Ian Gorton, Liming Zhu
RTAS
2000
IEEE
14 years 1 days ago
Policing Offloaded
Policing of incoming packets can produce very high load in worst-case situations on a receiving computer. In realtime systems, resources must be allocated for such worstcase situa...
Uwe Dannowski, Hermann Härtig
HPCA
2006
IEEE
14 years 8 months ago
Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads
With the continuing growth in the amount of genetic data, members of the bioinformatics community are developing a variety of data-mining applications to understand the data and d...
Aamer Jaleel, Matthew Mattina, Bruce L. Jacob
HOTI
2005
IEEE
14 years 2 months ago
A Scalable, Self-Routed, Terabit Capacity, Photonic Interconnection Network
We present SPINet (Scalable Photonic Integrated Network), an optical switching architecture particularly designed for photonic integration. The performance of SPINet-based network...
Assaf Shacham, Benjamin G. Lee, Keren Bergman
DAC
1999
ACM
14 years 24 days ago
Automated Phase Assignment for the Synthesis of Low Power Domino Circuits
High performance circuit techniques such as domino logic have migrated from the microprocessor world into more mainstream ASIC designs. The problem is that domino logic comes at a...
Priyadarshan Patra, Unni Narayanan