Sciweavers

473 search results - page 42 / 95
» Dynamic Memory Design for Low Data-Retention Power
Sort
View
ICASSP
2011
IEEE
13 years 13 days ago
Design and implementation of cubic spline interpolation for spike sorting microsystems
Abstract—Accurate spike sorting is important for neuroscientific and neuroprosthetic applications. The sorting of spikes depends on the features extracted from the neural wavefo...
Tung-Chien Chen, Yun-Yu Chen, Tsung-Chuan Ma, Lian...
RECOSOC
2007
118views Hardware» more  RECOSOC 2007»
13 years 10 months ago
A NoC-based Infrastructure to Enable Dynamic Self Reconfigurable Systems
Electronic equipments with higher performance, lower power consumption, and smaller size motivate the research for more efficient design methods. Platform-based design is a method...
Leandro Möller, Ismael Grehs, Ewerson Carvalh...
DAC
2002
ACM
14 years 9 months ago
A fast on-chip profiler memory
Profiling an application executing on a microprocessor is part of the solution to numerous software and hardware optimization and design automation problems. Most current profilin...
Roman L. Lysecky, Susan Cotterell, Frank Vahid
ASPLOS
2012
ACM
12 years 4 months ago
Comprehensive kernel instrumentation via dynamic binary translation
Dynamic binary translation (DBT) is a powerful technique that enables fine-grained monitoring and manipulation of an existing program binary. At the user level, it has been emplo...
Peter Feiner, Angela Demke Brown, Ashvin Goel
HPCA
2006
IEEE
14 years 9 months ago
A decoupled KILO-instruction processor
Building processors with large instruction windows has been proposed as a mechanism for overcoming the memory wall, but finding a feasible and implementable design has been an elu...
Miquel Pericàs, Adrián Cristal, Rube...