41 search results - page 5 / 9 » Dynamic Partial Reconfigurable FIR Filter Design |
IJES
2006
13 years 7 months ago
2006
This paper describes novel methods of exploiting the partial, dynamic reconfiguration capabilities of Xilinx Virtex V1000 FPGAs to manage single-event upset (SEU) faults due to rad...
ICASSP
2011
IEEE
12 years 11 months ago
2011
IEEE
Digital filters with adjustable bandwidth(s) are generally desirable in many applications like audio processing and telecommunication. This paper proposes a generalized Farrow st...
DAC
2002
ACM
14 years 8 months ago
2002
ACM
Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet pr...
ICCD
2006
IEEE
14 years 4 months ago
2006
IEEE
By integrating one or more (hard or soft) CPU core on the chip, new generation platform FPGAs have become configurable systems on a chip (CSoC) that support a combined software an...
ERSA
2004
13 years 8 months ago
2004
- We have previously argued the benefits of embedded Linux as an operating system platform for reconfigurable system-on-chip design. In this paper we describe our approach building...