Sciweavers

695 search results - page 86 / 139
» Dynamic Software Architectures Verification using DynAlloy
Sort
View
MICRO
2008
IEEE
159views Hardware» more  MICRO 2008»
14 years 2 months ago
A novel cache architecture with enhanced performance and security
—Caches ideally should have low miss rates and short access times, and should be power efficient at the same time. Such design goals are often contradictory in practice. Recent f...
Zhenghong Wang, Ruby B. Lee
ATAL
2008
Springer
13 years 9 months ago
Using organization knowledge to improve routing performance in wireless multi-agent networks
Multi-agent systems benefit greatly from an organization design that guides agents in determining when to communicate, how often, with whom, with what priority, and so on. However...
Huzaifa Zafar, Victor R. Lesser, Daniel D. Corkill...
CODES
2005
IEEE
14 years 1 months ago
Power-smart system-on-chip architecture for embedded cryptosystems
In embedded cryptosystems, sensitive information can leak via timing, power, and electromagnetic channels. We introduce a novel power-smart system-on-chip architecture that provid...
Radu Muresan, Haleh Vahedi, Y. Zhanrong, Stefano G...
WOSS
2004
ACM
14 years 1 months ago
Task-based self-adaptation
Recently there has been increasing interest in developing systems that can adapt dynamically to cope with changing environmental conditions and unexpected system errors. Most effo...
David Garlan, Vahe Poladian, Bradley R. Schmerl, J...
ISCA
2010
IEEE
176views Hardware» more  ISCA 2010»
13 years 12 months ago
Forwardflow: a scalable core for power-constrained CMPs
Chip Multiprocessors (CMPs) are now commodity hardware, but commoditization of parallel software remains elusive. In the near term, the current trend of increased coreper-socket c...
Dan Gibson, David A. Wood