Sciweavers

989 search results - page 30 / 198
» Dynamic Symmetry Reduction
Sort
View
ASPDAC
2006
ACM
104views Hardware» more  ASPDAC 2006»
14 years 3 months ago
Workload prediction and dynamic voltage scaling for MPEG decoding
– In this paper we present three efficient DVS techniques for an MPEG decoder. Their energy reduction is comparable to that of the optimal solution. A workload prediction model i...
Ying Tan, Parth Malani, Qinru Qiu, Qing Wu
DATE
2008
IEEE
106views Hardware» more  DATE 2008»
14 years 4 months ago
Low Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction
We present Low Power Illinois scan architecture (LPILS) to achieve power dissipation and test data volume reduction, simultaneously. By using the proposed scan architecture, dynam...
Anshuman Chandra, Felix Ng, Rohit Kapur
JANCL
2007
95views more  JANCL 2007»
13 years 9 months ago
Dynamic logic of preference upgrade
ABSTRACT. Statements not only update our current knowledge, but also have other dynamic effects. In particular, suggestions or commands ‘upgrade’ our preferences by changing th...
Johan van Benthem, Fenrong Liu
ASPDAC
2008
ACM
98views Hardware» more  ASPDAC 2008»
13 years 12 months ago
A unified methodology for power supply noise reduction in modern microarchitecture design
In this paper, we present a novel design methodology to combat the ever-aggravating high frequency power supply noise (di/dt) in modern microprocessors. Our methodology integrates ...
Michael B. Healy, Fayez Mohamood, Hsien-Hsin S. Le...
TARK
2005
Springer
14 years 3 months ago
Common knowledge in update logics
Current dynamic epistemic logics often become cumbersome and opaque when common knowledge is added for groups of agents. Still, postconditions regarding common knowledge express t...
Johan van Benthem, Jan van Eijck, Barteld P. Kooi