Sciweavers

2530 search results - page 462 / 506
» Dynamic topological logic
Sort
View
ISCAS
2007
IEEE
180views Hardware» more  ISCAS 2007»
14 years 1 months ago
Characterization of a Fault-tolerant NoC Router
— With increasing reliability concerns for current and next generation VLSI technologies, fault-tolerance is fast becoming an integral part of system-on-chip (SoC) and multicore ...
Sumit D. Mediratta, Jeffrey T. Draper
GLOBECOM
2007
IEEE
14 years 1 months ago
Path Diversity in Packet Switched Networks: Performance Analysis and Rate Allocation
—Path diversity works by setting up multiple parallel connections between the end points using the topological path redundancy of the network. In this paper, Forward Error Correc...
Shervan Fashandi, Shahab Oveis Gharan, Amir K. Kha...
EVOW
2007
Springer
14 years 1 months ago
Modeling the Shoot Apical Meristem in A. thaliana : Parameter Estimation for Spatial Pattern Formation
Understanding the self-regulatory mechanisms controlling the spatial and temporal structure of multicellular organisms represents one of the major challenges in molecular biology. ...
Tim Hohm, Eckart Zitzler
CCGRID
2006
IEEE
14 years 1 months ago
Analysis of Query Matching Criteria and Resource Monitoring Models for Grid Application Scheduling
Making effective use of computational Grids requires scheduling Grid applications onto resources that best match them. Resource-related state (e.g., load, availability, and locati...
Ronak Desai, Sameer Tilak, Bhavin Gandhi, Michael ...
FCCM
2006
IEEE
131views VLSI» more  FCCM 2006»
14 years 1 months ago
Packet Switched vs. Time Multiplexed FPGA Overlay Networks
— Dedicated, spatially configured FPGA interconnect is efficient for applications that require high throughput connections between processing elements (PEs) but with a limited ...
Nachiket Kapre, Nikil Mehta, Michael DeLorimier, R...