Sciweavers

4924 search results - page 868 / 985
» Efficiency Improvement for NTRU
Sort
View
SSDBM
1999
IEEE
118views Database» more  SSDBM 1999»
14 years 2 months ago
Evaluation of Ad Hoc OLAP: In-Place Computation
Large scale data analysis and mining activities, such as identifying interesting trends, making unusual patterns to stand out and verifying hypotheses, require sophisticated infor...
Damianos Chatziantoniou
LCN
1998
IEEE
14 years 2 months ago
QoS Routing in Ad Hoc Wireless Networks
Abstract-- The emergence of nomadic applications have recently generated much interest in wireless network infrastructures that support real-time communications. In this paper, we ...
C. R. Lin
APNOMS
2007
Springer
14 years 2 months ago
Constella: A Complete IP Network Topology Discovery Solution
Network topology discovery for the large IP networks is a very well studied area of research. Most of the previous work focus on improving the efficiency in terms of time and compl...
Fawad Nazir, Tallat Hussain Tarar, Faran Javed Cha...
ASPDAC
2007
ACM
131views Hardware» more  ASPDAC 2007»
14 years 2 months ago
Fast Flip-Chip Pin-Out Designation Respin by Pin-Block Design and Floorplanning for Package-Board Codesign
Deep submicron effects drive the complication in designing chips, as well as in package designs and communications between package and board. As a result, the iterative interface d...
Ren-Jie Lee, Ming-Fang Lai, Hung-Ming Chen
CASES
2007
ACM
14 years 2 months ago
A low power front-end for embedded processors using a block-aware instruction set
Energy, power, and area efficiency are critical design concerns for embedded processors. Much of the energy of a typical embedded processor is consumed in the front-end since inst...
Ahmad Zmily, Christos Kozyrakis