2620 search results - page 408 / 524 » Efficient Hardware Voxelization |
147
click to vote
FPL
2005
Springer
15 years 10 months ago
2005
Springer
Domain-specific heterogeneous reconfigurable arrays provide high performance over generic Field Programmable Gate Arrays (FPGAs) while maintaining the flexibility for that particu...
113
click to vote
FPL
2005
Springer
15 years 10 months ago
2005
Springer
Many System-on-a-Chip devices would benefit from the inclusion of reprogrammable logic on the silicon die, as it can add general computing ability, provide run-time reconfigurabil...
104
click to vote
FPL
2005
Springer
15 years 10 months ago
2005
Springer
This paper describes novel data-path architecture for FPGA-based multimedia processors. The proposed circuit can adapt itself at run-time to different operations and data wordleng...
135
click to vote
SAT
2005
Springer
15 years 10 months ago
2005
Springer
Current algorithms for bounded model checking (BMC) use SAT methods for checking satisfiability of Boolean formulas. These BMC methods suffer from a potential memory explosion prob...
107
click to vote
ASPDAC
2004
ACM
15 years 10 months ago
2004
ACM
Abstract- This paper proposes a hardwadsoftware cosynthesis algorithm for processors with heterogeneous registers. Given a CDFG correspondingto an application program and a timing ...