Sciweavers

2620 search results - page 508 / 524
» Efficient Hardware Voxelization
Sort
View
CODES
2005
IEEE
14 years 1 months ago
Shift buffering technique for automatic code synthesis from synchronous dataflow graphs
This paper proposes a new efficient buffer management technique called shift buffering for automatic code synthesis from synchronous dataflow graphs (SDF). Two previous buffer man...
Hyunok Oh, Nikil D. Dutt, Soonhoi Ha
CODES
2005
IEEE
14 years 1 months ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...
CODES
2005
IEEE
14 years 1 months ago
Memory access optimizations in instruction-set simulators
Design of programmable processors and embedded applications requires instruction-set simulators for early exploration and validation of candidate architectures. Interpretive simul...
Mehrdad Reshadi, Prabhat Mishra
ISCAS
2005
IEEE
209views Hardware» more  ISCAS 2005»
14 years 29 days ago
Low complexity H.263 to H.264 video transcoding using motion vector decomposition
The H.264 adopts various block types and multiple reference frames for motion compensation. For transcoding a video sequence from the H.263 format to the H.264 format, it is benef...
Kai-Tat Fung, Wan-Chi Siu
ISCAS
2005
IEEE
218views Hardware» more  ISCAS 2005»
14 years 29 days ago
Scalable multiview video coding using wavelet
—Most existing multiview video coding (MVC) techniques are based on the traditional hybrid DCT-based video coding schemes, e.g., MPEG-2, MPEG-4 and H.264. They neither fully expl...
Wenxian Yang, Feng Wu, Yan Lu, Jianfei Cai, King N...