Sciweavers

192 search results - page 6 / 39
» Efficient Hierarchical Approach to Test Generation for Digit...
Sort
View
ITC
1998
IEEE
120views Hardware» more  ITC 1998»
13 years 11 months ago
Test generation in VLSI circuits for crosstalk noise
This paper addresses the problem of efficiently and accurately generating two-vector tests for crosstalk induced effects, such as pulses, signal speedup and slowdown, in digital c...
Weiyu Chen, Sandeep K. Gupta, Melvin A. Breuer
EUROMICRO
2000
IEEE
13 years 12 months ago
Behavioral Specification of a Circuit Using SyncCharts: A Case Study
In this paper we propose a high-level description of the behavior of digital systems. Behaviors are specified with a graphical synchronous model: “SyncCharts”. SyncCharts supp...
Charles André, Marie-Agnès Peraldi-F...
VLSISP
2002
103views more  VLSISP 2002»
13 years 7 months ago
A New Class of Efficient Block-Iterative Interference Cancellation Techniques for Digital Communication Receivers
A new and efficient class of nonlinear receivers is introduced for digital communication systems. These "iterated-decision" receivers use optimized multipass algorithms t...
Albert M. Chan, Gregory W. Wornell
TSE
2010
197views more  TSE 2010»
13 years 2 months ago
A Genetic Algorithm-Based Stress Test Requirements Generator Tool and Its Empirical Evaluation
Genetic algorithms (GAs) have been applied previously to UML-driven, stress test requirements generation with the aim of increasing chances of discovering faults relating to networ...
Vahid Garousi
VISUALIZATION
2002
IEEE
14 years 13 days ago
QuadTIN: Quadtree based Triangulated Irregular Networks
Interactive visualization of large digital elevation models is of continuing interest in scientific visualization, GIS, and virtual reality applications. Taking advantage of the r...
Renato Pajarola, Marc Antonijuan, Roberto Lario