14 search results - page 2 / 3 » Efficient Scan Chain Design for Power Minimization During Sc... |
126
click to vote
DAC
2008
ACM
16 years 4 months ago
2008
ACM
An effective technique to save power during scan based test is to switch off unused scan chains. The results obtained with this method strongly depend on the mapping of scan flip-...
168
Voted
DFT
2005
IEEE
15 years 5 months ago
2005
IEEE
A built-in self-test (BIST) scheme is presented which both reduces overhead for detecting random-pattern-resistant (r.p.r.) faults as well as reduces power consumption during test...
118
Voted
VTS
1996
IEEE
15 years 7 months ago
1996
IEEE
Designing a testable circuit is often a two step process. First, the circuit is designed to conform to the functional specifications. Then, the testability aspects are added. By t...
176
Voted
VTS
2006
IEEE
15 years 9 months ago
2006
IEEE
— In this paper, an algorithm for scan vector ordering, PEAKASO, is proposed to minimize the peak temperature during scan testing. Given a circuit with scan and the scan vectors,...
125
Voted
ATS
2004
IEEE
15 years 7 months ago
2004
IEEE
In this paper, we propose a low-power testing methodology for the scan-based BIST. A smoother is included in the test pattern generator (TPG) to reduce average power consumption d...