Sciweavers

555 search results - page 65 / 111
» Efficiently Implementing Episodic Memory
Sort
View
ICCD
2002
IEEE
122views Hardware» more  ICCD 2002»
14 years 5 months ago
Using Offline and Online BIST to Improve System Dependability - The TTPC-C Example
Fault-tolerant distributed real-time systems are presently facing a lot of new challenges. Although many techniques provide effective masking of node failures on the architectural...
Andreas Steininger, Johann Vilanek
ICTAI
2008
IEEE
14 years 3 months ago
Real-Time Classification of Streaming Sensor Data
The last decade has seen a huge interest in classification of time series. Most of this work assumes that the data resides in main memory and is processed offline. However, recent...
Shashwati Kasetty, Candice Stafford, Gregory P. Wa...
ICASSP
2011
IEEE
13 years 12 days ago
Energy-optimized high performance FFT processor
This paper proposes an ultra low energy FFT processor suitable for sensor applications. The processor is based on R4MDC but achieves full utilization of computational elements. It...
Dongsuk Jeon, Mingoo Seok, Chaitali Chakrabarti, D...
MICRO
2008
IEEE
118views Hardware» more  MICRO 2008»
14 years 3 months ago
Notary: Hardware techniques to enhance signatures
Hardware signatures have been recently proposed as an efficient mechanism to detect conflicts amongst concurrently running transactions in transactional memory systems (e.g., Bulk...
Luke Yen, Stark C. Draper, Mark D. Hill
HPCA
1999
IEEE
14 years 1 months ago
WildFire: A Scalable Path for SMPs
Researchers have searched for scalable alternatives to the symmetric multiprocessor (SMP) architecture since it was first introduced in 1982. This paper introduces an alternative ...
Erik Hagersten, Michael Koster