Sciweavers

257 search results - page 40 / 52
» Electronic circuit reliability modeling
Sort
View
GLVLSI
2002
IEEE
136views VLSI» more  GLVLSI 2002»
14 years 2 months ago
Test generation for resistive opens in CMOS
This paper develops new techniques for detecting both stuck-open faults and resistive open faults, which result in increased delays along some paths. The improved detection of CMO...
Arun Krishnamachary, Jacob A. Abraham
ECOOPW
2008
Springer
13 years 11 months ago
Equation-Based Object-Oriented Languages and Tools
EOOLT'2007 was the first edition of the ECOOP-EOOLT workshop. The workshop is intended to bring researchers associated with different equation-based object-oriented (EOO) mode...
Peter Fritzson, David Broman, François Cell...
VLSID
2006
IEEE
183views VLSI» more  VLSID 2006»
14 years 3 months ago
Design Challenges for High Performance Nano-Technology
This tutorial present the key aspects of design challenges and its solutions that are being experienced in VLSI design in the era of nano technology. The focus will be on design c...
Goutam Debnath, Paul J. Thadikaran
ISPD
2006
ACM
126views Hardware» more  ISPD 2006»
14 years 3 months ago
Noise driven in-package decoupling capacitor optimization for power integrity
The existing decoupling capacitance optimization approaches meet constraints on input impedance for package. In this paper, we show that using impedance as constraints leads to la...
Jun Chen, Lei He
DAC
2005
ACM
13 years 11 months ago
Multi-frequency wrapper design and optimization for embedded cores under average power constraints
This paper presents a new method for designing test wrappers for embedded cores with multiple clock domains. By exploiting the use of multiple shift frequencies, the proposed meth...
Qiang Xu, Nicola Nicolici, Krishnendu Chakrabarty