Sciweavers

257 search results - page 51 / 52
» Electronic circuit reliability modeling
Sort
View
TVLSI
2002
144views more  TVLSI 2002»
13 years 9 months ago
On-chip inductance cons and pros
Abstract--This paper provides a high level survey of the increasing effects of on-chip inductance. These effects are classified into desirable and nondesirable effects. Among the u...
Yehea I. Ismail
WWW
2008
ACM
14 years 10 months ago
Secure or insure?: a game-theoretic analysis of information security games
Despite general awareness of the importance of keeping one's system secure, and widespread availability of consumer security technologies, actual investment in security remai...
Jens Grossklags, Nicolas Christin, John Chuang
CODES
2007
IEEE
14 years 4 months ago
ESL design and HW/SW co-verification of high-end software defined radio platforms
Multiple wireless technologies are converging to run on personal handhelds. The plethora of communication standards next to the cost issues of deeper submicron processing require ...
A. C. H. Ng, J. W. Weijers, Miguel Glassee, Thomas...
ISCA
2012
IEEE
243views Hardware» more  ISCA 2012»
12 years 6 days ago
Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures
A significant portion of the energy dissipated in modern integrated circuits is consumed by the overhead associated with timing guardbands that ensure reliable execution. Timing ...
Evgeni Krimer, Patrick Chiang, Mattan Erez
DATE
2009
IEEE
114views Hardware» more  DATE 2009»
14 years 4 months ago
Hardware aging-based software metering
Abstract—Reliable and verifiable hardware, software and content usage metering (HSCM) are of primary importance for wide segments of e-commerce including intellectual property a...
Foad Dabiri, Miodrag Potkonjak