Sciweavers

1742 search results - page 65 / 349
» Embedded MPLS Architecture
Sort
View
SAMOS
2009
Springer
14 years 4 months ago
Implementing Fine/Medium Grained TLP Support in a Many-Core Architecture
We believe that future many-core architectures should support a simple and scalable way to execute many threads that are generated by parallel programs. A good candidate to impleme...
Roberto Giorgi, Zdravko Popovic, Nikola Puzovic
SEUS
2007
IEEE
14 years 4 months ago
A Review on System Architectures for Sensor Fusion Applications
In the literature there exist many proposed architectures for sensor fusion applications. This paper briefly reviews some of the most common approaches, i. e., the JDL fusion arch...
Wilfried Elmenreich
SCOPES
2004
Springer
14 years 3 months ago
Instruction Selection for Compilers that Target Architectures with Echo Instructions
Echo Instructions have recently been introduced to allow embedded processors to provide runtime decompression of LZ77-compressed programs at a minimal hardware cost compared to oth...
Philip Brisk, Ani Nahapetian, Majid Sarrafzadeh
ISSS
2002
IEEE
126views Hardware» more  ISSS 2002»
14 years 2 months ago
Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design
In this paper, we present a new methodology for application specific multiprocessor system-on-chip design. This approach facilitates the integration of existing components with th...
Ahmed Amine Jerraya, Damien Lyonnard, Samy Meftali...
DSRT
2008
IEEE
13 years 11 months ago
An Automated Mapping of Timed Functional Specification to a Precision Timed Architecture
Most common real-time embedded programming languages provide a means to specify functionality; however, they have few constructs to specify precise timing constraints. LabVIEW is ...
Shanna-Shaye Forbes, Hiren D. Patel, Edward A. Lee...