Sciweavers

395 search results - page 16 / 79
» Encoding Algorithms for Logic Synthesis
Sort
View
ICCAD
2002
IEEE
189views Hardware» more  ICCAD 2002»
15 years 11 months ago
Reversible logic circuit synthesis
Reversible, or information-lossless, circuits have applications in digital signal processing, communication, computer graphics and cryptography. They are also a fundamental requir...
Vivek V. Shende, Aditya K. Prasad, Igor L. Markov,...
FPL
2004
Springer
80views Hardware» more  FPL 2004»
15 years 7 months ago
Secure Logic Synthesis
This paper describes the synthesis of dynamic differential logic to increase the resistance of FPGAs against Differential Power Analysis. Compared with an existing technique, it sa...
Kris Tiri, Ingrid Verbauwhede
ISMVL
2010
IEEE
158views Hardware» more  ISMVL 2010»
15 years 6 months ago
An Evolutionary Algorithm for Optimization of Pseudo Kronecker Expressions
—Using EXOR gates in logic synthesis often results in smaller circuit realizations. While in AND/OR synthesis the problem definition is clear, in AND/EXOR synthesis several clas...
Alexander Finder, Rolf Drechsler
ACL
1989
15 years 3 months ago
A Semantic-Head-Driven Generation Algorithm for Unification-Based Formalisms
We present an algorithm for generating strings from logical form encodings that improves upon previous algorithms in that it places fewer restrictions on the class of grammars to ...
Stuart M. Shieber, Gertjan van Noord, Robert C. Mo...
GLVLSI
2007
IEEE
167views VLSI» more  GLVLSI 2007»
15 years 8 months ago
A new approach to logic synthesis of multi-output boolean functions on pal-based CPLDS
A PAL-based logic block is the core of great majority of contemporary CPLD devices. The purpose of the paper is to present a new approach to multi-level synthesis for PAL-based CP...
Dariusz Kania