Sciweavers

243 search results - page 7 / 49
» Error Detection Using Dynamic Dataflow Verification
Sort
View
MICRO
2008
IEEE
146views Hardware» more  MICRO 2008»
13 years 8 months ago
A small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags
Dynamically tracking the flow of data within a microprocessor creates many new opportunities to detect and track malicious or erroneous behavior, but these schemes all rely on the...
Mohit Tiwari, Banit Agrawal, Shashidhar Mysore, Jo...
DAC
2005
ACM
14 years 9 months ago
IODINE: a tool to automatically infer dynamic invariants for hardware designs
We describe IODINE, a tool to automatically extract likely design properties using dynamic analysis. A practical bottleneck in the formal verification of hardware designs is the n...
Sudheendra Hangal, Naveen Chandra, Sridhar Narayan...
GLVLSI
2008
IEEE
150views VLSI» more  GLVLSI 2008»
13 years 8 months ago
Using unsatisfiable cores to debug multiple design errors
Due to the increasing complexity of today's circuits a high degree of automation in the design process is mandatory. The detection of faults and design errors is supported qu...
André Sülflow, Görschwin Fey, Rod...
VIS
2007
IEEE
169views Visualization» more  VIS 2007»
14 years 9 months ago
Visual Verification and Analysis of Cluster Detection for Molecular Dynamics
A current research topic in molecular thermodynamics is the condensation of vapor to liquid and the investigation of this process at the molecular level. Condensation is found in m...
Sebastian Grottel, Guido Reina, Jadran Vrabec, ...
ETS
2011
IEEE
230views Hardware» more  ETS 2011»
12 years 8 months ago
Dynamic Test Set Selection Using Implication-Based On-Chip Diagnosis
—As circuits continue to scale to smaller feature sizes, wearout and latent defects are expected to cause an increasing number of errors in the field. Online error detection tec...
Nuno Alves, Y. Shi, N. Imbriglia, Jennifer Dworak,...