1304 search results - page 106 / 261 » Evaluating Hardware Compilation Techniques |
117
click to vote
IEEEPACT
2007
IEEE
15 years 11 months ago
2007
IEEE
In recent years, microprocessor manufacturers have shifted their focus from single-core to multi-core processors. To avoid burdening programmers with the responsibility of paralle...
132
Voted
ASAP
2003
IEEE
15 years 10 months ago
2003
IEEE
The register file is a power-hungry device in modern architectures. Current research on compiler technology and computer architectures encourages the implementation of larger dev...
127
Voted
ICCAD
2006
IEEE
16 years 1 months ago
2006
IEEE
Although many recent advances have been made in hardware synthesis techniques from software programming languages such as C, the performance of synthesized hardware commonly suffe...
128
click to vote
DATE
2008
IEEE
15 years 11 months ago
2008
IEEE
—Unencrypted data appearing on the processor– memory bus can result in security violations, e.g., allowing attackers to gather keys to financial accounts and personal data. Al...
128
click to vote
ACMMSP
2004
ACM
15 years 10 months ago
2004
ACM
Instruction combining is an optimization to replace a sequence of instructions with a more efficient instruction yielding the same result in a fewer machine cycles. When we use it...