1304 search results - page 112 / 261 » Evaluating Hardware Compilation Techniques |
132
click to vote
TVLSI
2002
15 years 4 months ago
2002
In this paper, we propose a low-power approach to the design of embedded very long instruction word (VLIW) processor architectures based on the forwarding (or bypassing) hardware, ...
142
click to vote
FPGA
2005
ACM
15 years 10 months ago
2005
ACM
Configurable processors are becoming increasingly popular for modern embedded systems (especially for the field-programmable system-on-a-chip). While steady progress has been made...
143
click to vote
DSD
2010
IEEE
15 years 4 months ago
2010
IEEE
—Current general-purpose memory allocators do not provide sufficient speed or flexibility for modern highperformance applications. To optimize metrics like performance, memory us...
112
Voted
ISCA
1999
IEEE
15 years 9 months ago
1999
IEEE
Several ILP limit studies indicate the presence of considerable ILP across dynamically far-apart instructions in program execution. This paper proposes a hardware mechanism, dynam...
158
Voted
CAV
2012
Springer
13 years 7 months ago
2012
Springer
Abstract. In earlier work, we developed a technique to prove termination of Java programs automatically: first, Java programs are automatically transformed to term rewrite systems...