Sciweavers

1304 search results - page 131 / 261
» Evaluating Hardware Compilation Techniques
Sort
View
DATE
2002
IEEE
153views Hardware» more  DATE 2002»
15 years 9 months ago
Low Power Embedded Software Optimization Using Symbolic Algebra
The market demand for portable multimedia applications has exploded in the recent years. Unfortunately, for such applications current compilers and software optimization methods o...
Armita Peymandoust, Tajana Simunic, Giovanni De Mi...
ICCAD
2000
IEEE
115views Hardware» more  ICCAD 2000»
15 years 9 months ago
Challenges and Opportunities in Broadband and Wireless Communication Designs
Communication designs form the fastest growing segment of the semiconductor market. Both network processors and wireless chipsets have been attracting a great deal of research att...
Jan M. Rabaey, Miodrag Potkonjak, Farinaz Koushanf...
MTDT
1999
IEEE
68views Hardware» more  MTDT 1999»
15 years 9 months ago
Unbalanced Cache Systems
The new concept of an unbalanced, hierarchicallydivided cache memory system is introduced and analyzed. This approach generalizes existing cache structures by allowing different m...
David L. Rhodes, Wayne Wolf
SIGMOD
1994
ACM
107views Database» more  SIGMOD 1994»
15 years 8 months ago
QuickStore: A High Performance Mapped Object Store
This paper presents, QuickStore, a memory-mapped storage system for persistent C++ built on top of the EXODUS Storage Manager. QuickStore provides fast access to in-memory objects...
Seth J. White, David J. DeWitt
CASES
2009
ACM
15 years 8 months ago
Exploiting residue number system for power-efficient digital signal processing in embedded processors
2's complement number system imposes a fundamental limitation on the power and performance of arithmetic circuits, due to the fundamental need of cross-datapath carry propaga...
Rooju Chokshi, Krzysztof S. Berezowski, Aviral Shr...