Sciweavers

    1304 search results - page 235 / 261
    » Evaluating Hardware Compilation Techniques
    Sort
    View
    DAC
    2006
    ACM
    149views Computer Architecture» more  DAC 2006»
    High-performance operating system controlled memory compression
    14 years 1 months ago
    High-performance operating system controlled memory compression
    Download  robertdick.org
    This article describes a new software-based on-line memory compression algorithm for embedded systems and presents a method of adaptively managing the uncompressed and compressed ...
    Lei Yang, Haris Lekatsas, Robert P. Dick
    claim paper
    Read More »
    ICAS
    2005
    IEEE
    95views Robotics» more  ICAS 2005»
    Improving APS with Anchor Selection in Anisotropic Sensor Networks
    14 years 1 months ago
    Improving APS with Anchor Selection in Anisotropic Sensor Networks
    Download  www.eee.hku.hk
    Sensor networks are useful for environmental monitoring, military applications, disaster management, etc. In many applications, sensors are supposed to know their geographic locat...
    King-Yip Cheng, Vincent Tam, King-Shan Lui
    claim paper
    Read More »
    ISPASS
    2005
    IEEE
    83views Software Engineering» more  ISPASS 2005»
    On the Scalability of 1- and 2-Dimensional SIMD Extensions for Multimedia Applications
    14 years 1 months ago
    On the Scalability of 1- and 2-Dimensional SIMD Extensions for Multimedia Applications
    Download  www.bsc.es
    SIMD extensions are the most common technique used in current processors for multimedia computing. In order to obtain more performance for emerging applications SIMD extensions ne...
    Friman Sánchez, Mauricio Alvarez, Esther Sa...
    claim paper
    Read More »
    VTS
    2005
    IEEE
    95views Hardware» more  VTS 2005»
    SRAM Retention Testing: Zero Incremental Time Integration with March Algorithms
    14 years 1 months ago
    SRAM Retention Testing: Zero Incremental Time Integration with March Algorithms
    Download  soc.ece.ubc.ca
    Testing data retention faults (DRFs), particularly in integrated systems on chip comprised of very large number of various sizes and types of embedded SRAMs is challenging and typ...
    Baosheng Wang, Yuejian Wu, Josh Yang, André...
    claim paper
    Read More »
    ASPDAC
    2005
    ACM
    98views Hardware» more  ASPDAC 2005»
    Bitwidth-aware scheduling and binding in high-level synthesis
    14 years 1 months ago
    Bitwidth-aware scheduling and binding in high-level synthesis
    Download  cadlab.cs.ucla.edu
    - Many high-level description languages, such as C/C++ or Java, lack the capability to specify the bitwidth information for variables and operations. Synthesis from these specifica...
    Jason Cong, Yiping Fan, Guoling Han, Yizhou Lin, J...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.