Sciweavers

253 search results - page 49 / 51
» Event-driven processor power management
Sort
View
SC
2009
ACM
14 years 2 months ago
Age based scheduling for asymmetric multiprocessors
Asymmetric (or Heterogeneous) Multiprocessors are becoming popular in the current era of multi-cores due to their power efficiency and potential performance and energy efficienc...
Nagesh B. Lakshminarayana, Jaekyu Lee, Hyesoon Kim
DATE
2009
IEEE
114views Hardware» more  DATE 2009»
14 years 2 months ago
Hardware aging-based software metering
Abstract—Reliable and verifiable hardware, software and content usage metering (HSCM) are of primary importance for wide segments of e-commerce including intellectual property a...
Foad Dabiri, Miodrag Potkonjak
IEEEIAS
2008
IEEE
14 years 2 months ago
A Friend Mechanism for Mobile Ad Hoc Networks
: In the autonomous environment of mobile ad hoc network (MANET) where nodes are free to move around and depend on each other to initiate communication, cooperation among nodes is ...
Shukor Abd Razak, Normalia Samian, Mohd Aizaini Ma...
ISCA
2007
IEEE
167views Hardware» more  ISCA 2007»
14 years 2 months ago
New cache designs for thwarting software cache-based side channel attacks
Software cache-based side channel attacks are a serious new class of threats for computers. Unlike physical side channel attacks that mostly target embedded cryptographic devices,...
Zhenghong Wang, Ruby B. Lee
MICRO
2007
IEEE
115views Hardware» more  MICRO 2007»
14 years 2 months ago
Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0
A significant part of future microprocessor real estate will be dedicated to L2 or L3 caches. These on-chip caches will heavily impact processor performance, power dissipation, a...
Naveen Muralimanohar, Rajeev Balasubramonian, Norm...