Sciweavers

774 search results - page 10 / 155
» Experiences of low power design implementation and verificat...
Sort
View
VLSID
2002
IEEE
138views VLSI» more  VLSID 2002»
14 years 9 months ago
ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs
Interconnection networks in Systems-On-Chip begin to have a non-negligible impact on the power consumption of a whole system. This is because of increasing inter-wire capacitances...
Haris Lekatsas, Jörg Henkel
PATMOS
2005
Springer
14 years 2 months ago
Design of Variable Input Delay Gates for Low Dynamic Power Circuits
The time taken for a CMOS logic gate output to change after one or more inputs have changed is called the output delay of the gate. A conventional multi-input CMOS gate is designed...
Tezaswi Raja, Vishwani D. Agrawal, Michael L. Bush...
IPC
2007
IEEE
14 years 2 months ago
Design and Validation of a Low-Power Network Node for Pervasive Applications
Pervasive computing refers to making many computing devices available throughout the physical environment, while making them effectively invisible to the user. To further increase...
Juan-Carlos Cano, Carlos Miguel Tavares Calafate, ...
CSREAESA
2004
13 years 10 months ago
Survey and Evaluation of Low-Power Full-Adder Cells
In this paper, we survey various designs of low-power full-adder cells from conventional CMOS to really inventive XOR-based designs. We further describe simulation experiments tha...
Ahmed Sayed, Hussain Al-Asaad
USENIX
2003
13 years 10 months ago
Design and Implementation of Power-Aware Virtual Memory
Despite constant improvements in fabrication technology, hardware components are consuming more power than ever. With the everincreasing demand for higher performance in highly-in...
Hai Huang, Padmanabhan Pillai, Kang G. Shin