774 search results - page 79 / 155 » Experiences of low power design implementation and verificat... |
ISCAS
2008
IEEE
14 years 3 months ago
2008
IEEE
—This paper presents three techniques to reduce the power consumption in ternary content-addressable memories (TCAMs). The first technique is to use newly developed monolithical...
DAC
2001
ACM
14 years 9 months ago
2001
ACM
This paper presents the design and evaluation of an 8-bit adiabatic multiplier. Both the multiplier core and its built-in self-test logic have been designed using a true single-ph...
ITC
2002
IEEE
14 years 1 months ago
2002
IEEE
—Logic optimization is the step of the very large scale integration (VLSI) design cycle where the designer performs modifications on a design to satisfy different constraints suc...
CORR
2008
Springer
13 years 9 months ago
2008
Springer
: This paper presents several design issues related to the monolithic integration of a 3-phase AC to DC low voltage, low power rectifier for 3-phase micro source electrical conditi...
ATAL
2008
Springer
13 years 10 months ago
2008
Springer
The implementation of software systems with large numbers of heterogeneous components calls for a powerful design methodology. Although several such methodologies have been propos...