Sciweavers

859 search results - page 71 / 172
» Explaining Synthesized Software
Sort
View
ISSTA
2006
ACM
14 years 3 months ago
Towards self-adaptive service-oriented architectures
Web services, service-oriented, and service-discovery architectures help developers solve complex business cases, reduce costs, risks, and time-to-market. The task of developers i...
Giovanni Denaro, Mauro Pezzè, Davide Tosi, ...
ARCS
2005
Springer
14 years 3 months ago
An FPGA Dynamically Reconfigurable Framework for Modular Robotics
Dynamic Reconfiguration has always constituted a challenge for embedded systems designers. Nowadays, technological developments make possible to do it on Xilinx FPGAs, but setting...
Andres Upegui, Rico Moeckel, Elmar Dittrich, Auke ...
EMSOFT
2005
Springer
14 years 3 months ago
From multi-clocked synchronous processes to latency-insensitive modules
We consider the problem of synthesizing correct-by-construction globally asynchronous, locally synchronous (GALS) implementations from modular synchronous specifications. This in...
Jean-Pierre Talpin, Dumitru Potop-Butucaru, Julien...
ISSS
1999
IEEE
149views Hardware» more  ISSS 1999»
14 years 2 months ago
A Buffer Merging Technique for Reducing Memory Requirements of Synchronous Dataflow Specifications
Synchronous Dataflow, a subset of dataflow, has proven to be a good match for specifying DSP programs. Because of the limited amount of memory in embedded DSPs, a key problem duri...
Praveen K. Murthy, Shuvra S. Bhattacharyya
FPL
2009
Springer
132views Hardware» more  FPL 2009»
14 years 1 months ago
Binary Synthesis with multiple memory banks targeting array references
High-Level Synthesis (HLS) is the field of transforming a high-level programming language, such as C, into a register transfer level(RTL) description of the design. In HLS, Binary...
Yosi Ben-Asher, Nadav Rotem