Sciweavers

83 search results - page 14 / 17
» Exploiting loop-dependent stream reuse for stream processors
Sort
View
PLDI
2000
ACM
14 years 19 hour ago
Dynamo: a transparent dynamic optimization system
We describe the design and implementation of Dynamo, a software dynamic optimization system that is capable of transparently improving the performance of a native instruction stre...
Vasanth Bala, Evelyn Duesterwald, Sanjeev Banerjia
ICCS
2005
Springer
14 years 1 months ago
Performance and Scalability Analysis of Cray X1 Vectorization and Multistreaming Optimization
Cray X1 Fortran and C/C++ compilers provide a number of loop transformations, notably vectorization and multistreaming, in order to exploit the multistreaming processor (MSP) hard...
Sadaf R. Alam, Jeffrey S. Vetter
ICIP
2007
IEEE
14 years 9 months ago
Fast Interframe Transcoding from H.264 to MPEG-2
This paper deals with conversion from H.264/AVC (Advanced Video Coding) coded video into the MPEG-2 format. The proposed approach exploits similarities between the coding techniqu...
Antonio Navarro 0002, Pedro A. Amado Assunç...
MICRO
2007
IEEE
120views Hardware» more  MICRO 2007»
14 years 1 months ago
Scavenger: A New Last Level Cache Architecture with Global Block Priority
Addresses suffering from cache misses typically exhibit repetitive patterns due to the temporal locality inherent in the access stream. However, we observe that the number of inte...
Arkaprava Basu, Nevin Kirman, Meyrem Kirman, Maina...
ISCA
2000
IEEE
93views Hardware» more  ISCA 2000»
13 years 11 months ago
Reconfigurable caches and their application to media processing
High performance general-purpose processors are increasingly being used for a variety of application domains scienti c, engineering, databases, and more recently, media processing...
Parthasarathy Ranganathan, Sarita V. Adve, Norman ...