Sciweavers

109 search results - page 4 / 22
» Extension and application of a novel hardware-in-the-loop si...
Sort
View
FPGA
2005
ACM
107views FPGA» more  FPGA 2005»
14 years 19 days ago
Instruction set extension with shadow registers for configurable processors
Configurable processors are becoming increasingly popular for modern embedded systems (especially for the field-programmable system-on-a-chip). While steady progress has been made...
Jason Cong, Yiping Fan, Guoling Han, Ashok Jaganna...
ISSS
2002
IEEE
124views Hardware» more  ISSS 2002»
14 years 15 hour ago
A New Performance Evaluation Approach for System Level Design Space Exploration
Application specific systems have potential for customization of design with a view to achieve a better costperformance-power trade-off. Such customization requires extensive de...
M. Balakrishnan, Anshul Kumar, C. P. Joshi
ISCAS
2005
IEEE
146views Hardware» more  ISCAS 2005»
14 years 21 days ago
A novel approach for network on chip emulation
— Current Systems-On-Chip execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon...
Nicolas Genko, David Atienza, Giovanni De Micheli,...
DAC
2005
ACM
14 years 8 months ago
Fine-grained application source code profiling for ASIP design
Current Application Specific Instruction set Processor (ASIP) design methodologies are mostly based on iterative architecture exploration that uses Architecture Description Langua...
Kingshuk Karuri, Mohammad Abdullah Al Faruque, Ste...
ASWEC
2001
IEEE
13 years 10 months ago
Extending the UML for Designing Jack Agents
Mainstreaming and industrialising agent technologies requires suitable methodological and technological support for the various engineering activities associated with managing the...
Michael Papasimeon, Clinton Heinze