Sciweavers

522 search results - page 94 / 105
» Fast Smith-Waterman hardware implementation
Sort
View
FC
1997
Springer
86views Cryptology» more  FC 1997»
13 years 11 months ago
The SPEED Cipher
Abstract. SPEED is a private key block cipher. It supports three variable parameters: (1) data length — the length of a plaintext/ciphertext of SPEED can be 64, 128 or 256 bits. ...
Yuliang Zheng
INFOCOM
2009
IEEE
14 years 2 months ago
PHY Aided MAC - A New Paradigm
—Network protocols have traditionally been designed using a layered method in part because it is easier to implement some portions of network protocols in software and other port...
Dola Saha, Aveek Dutta, Dirk Grunwald, Douglas C. ...
CODES
2005
IEEE
14 years 1 months ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...
IPSN
2010
Springer
14 years 2 months ago
High-resolution, low-power time synchronization an oxymoron no more
We present Virtual High-resolution Time (VHT), a powerproportional time-keeping service that offers a baseline power draw of a low-speed clock (e.g. 32 kHz crystal), but provides...
Thomas Schmid, Prabal Dutta, Mani B. Srivastava
MM
2005
ACM
141views Multimedia» more  MM 2005»
14 years 1 months ago
SEVA: sensor-enhanced video annotation
In this paper, we study how a sensor-rich world can be exploited by digital recording devices such as cameras and camcorders to improve a user’s ability to search through a larg...
Xiaotao Liu, Mark D. Corner, Prashant J. Shenoy