Sciweavers

327 search results - page 28 / 66
» Fault emulation: a new approach to fault grading
Sort
View
DSD
2006
IEEE
93views Hardware» more  DSD 2006»
14 years 2 months ago
High-Level Decision Diagram based Fault Models for Targeting FSMs
Recently, a number of works have been published on implementing assignment decision diagram models combined with SAT methods to address register-transfer level test pattern genera...
Jaan Raik, Raimund Ubar, Taavi Viilukas
DFT
2003
IEEE
145views VLSI» more  DFT 2003»
14 years 1 months ago
System-Level Analysis of Fault Effects in an Automotive Environment
In the last years, new requirements in terms of vehicle performance increased significantly the amount of on-board electronics, thus raising more concern about safety and fault to...
Fulvio Corno, S. Tosato, P. Gabrielli
DSN
2003
IEEE
14 years 1 months ago
Compiler-Directed Program-Fault Coverage for Highly Available Java Internet Services
Abstract: We present a new approach that uses compilerdirected fault-injection for coverage testing of recovery code in Internet services to evaluate their robustness to operating ...
Chen Fu, Richard P. Martin, Kiran Nagaraja, Thu D....
ITC
2003
IEEE
139views Hardware» more  ITC 2003»
14 years 1 months ago
Fault Pattern Oriented Defect Diagnosis for Memories
Failure analysis (FA) and diagnosis of memory cores plays a key role in system-on-chip (SOC) product development and yield ramp-up. Conventional FA based on bitmaps and the experi...
Chih-Wea Wang, Kuo-Liang Cheng, Jih-Nung Lee, Yung...
ITC
1993
IEEE
148views Hardware» more  ITC 1993»
14 years 2 days ago
DELTEST: Deterministic Test Generation for Gate-Delay Faults
This paper presents an efficient approach to generate tests for gate delay faults. Unlike other known algorithms which try to generate a 'good' delay test the presented ...
Udo Mahlstedt