Sciweavers

531 search results - page 10 / 107
» Field-Programmable Gate Arrays
Sort
View
ICPR
2002
IEEE
14 years 8 months ago
Implementing Image Applications on FPGAs
The Cameron project has developed a language and compiler for mapping image-based applications to field programmable gate arrays (FPGAs). This paper tests this technology on sever...
A. P. Wim Böhm, Bruce A. Draper, Charles Ross...
IJCNN
2007
IEEE
14 years 1 months ago
A Hardware-friendly Support Vector Machine for Embedded Automotive Applications
— We present here a hardware–friendly version of the Support Vector Machine (SVM), which is useful to implement its feed–forward phase on limited–resources devices such as ...
Davide Anguita, Alessandro Ghio, Stefano Pischiutt...
FPL
2008
Springer
98views Hardware» more  FPL 2008»
13 years 9 months ago
Comparing throughput and power consumption in both sequential and reconfigurable processors
Recent improvements in the memory capacity of Field Programmable Gate Arrays (FPGAs) have spurred interest in using the devices for arithmetic floating-point operations. However, ...
Kevin K. Liu, Charles B. Cameron, Antal A. Sarkady
JUCS
2000
135views more  JUCS 2000»
13 years 7 months ago
The Price of Routing in FPGAs
: Studying the architectural evolution of mainstream field programmable gate arrays (FPGAs) leads to the following remark: in these circuits, the proportion of silicon devoted to r...
Florent de Dinechin
FPGA
1997
ACM
142views FPGA» more  FPGA 1997»
13 years 11 months ago
Architectural and Physical Design Challenges for One-Million Gate FPGAs and Beyond
Process technology advances tell us that the one-million gate Field-Programmable Gate Array (FPGA) will soon be here, and larger devices shortly after that. We feel that current a...
Jonathan Rose, Dwight D. Hill