Sciweavers

174 search results - page 13 / 35
» Functional Test Generation for Full Scan Circuits
Sort
View
PRL
1998
92views more  PRL 1998»
13 years 10 months ago
Characterization of image degradation caused by scanning
A single parameter value that represents the difference between the original and the digitized characters is determined from a binary scan of a test chart. It represents the combi...
Elisa H. Barney Smith
DAC
1999
ACM
14 years 3 months ago
Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor
As the sizes of general and special purpose processors increase rapidly, generating high quality manufacturing tests which can be run at native speeds is becoming a serious proble...
Raghuram S. Tupuri, Arun Krishnamachary, Jacob A. ...
ITC
1998
IEEE
120views Hardware» more  ITC 1998»
14 years 3 months ago
Test generation in VLSI circuits for crosstalk noise
This paper addresses the problem of efficiently and accurately generating two-vector tests for crosstalk induced effects, such as pulses, signal speedup and slowdown, in digital c...
Weiyu Chen, Sandeep K. Gupta, Melvin A. Breuer
DT
2002
67views more  DT 2002»
13 years 10 months ago
A Retargetable Embedded In-Circuit Emulation Module for Microprocessors
This article presents an in-circuit emulation (ICE) module that can be embedded with a microprocessr core. The ICE module, based on the IEEE 1149.1 JTAG architecture, supports typ...
Ing-Jer Huang, Chung-Fu Kao, Hsin-Ming Chen, Ching...
FCCM
2009
IEEE
169views VLSI» more  FCCM 2009»
14 years 5 months ago
RC-BLASTn: Implementation and Evaluation of the BLASTn Scan Function
BLASTn is a tool universally used by biologists to identify similarities between nucleotide based biological genome sequences. This report describes an FPGA based hardware impleme...
Siddhartha Datta, Parag Beeraka, Ron Sass