Sciweavers

409 search results - page 12 / 82
» Functional Validation of Programmable Architectures
Sort
View
FMCAD
2004
Springer
14 years 15 days ago
A Functional Approach to the Formal Specification of Networks on Chip
We present a functional approach, based on the ACL2 logic, for the specification of system on a chip communication architectures. Our decomposition of the communications allows the...
Julien Schmaltz, Dominique Borrione
MICRO
1994
IEEE
85views Hardware» more  MICRO 1994»
14 years 27 days ago
A high-performance microarchitecture with hardware-programmable functional units
This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Throu...
Rahul Razdan, Michael D. Smith
FPL
2010
Springer
210views Hardware» more  FPL 2010»
13 years 6 months ago
A Compact Transactional Memory Multiprocessor System on FPGA
In this paper we present a rapid prototyping platform on a single Field Programmable Gate Array (FPGA) with support for software transactional memory. The system is composed only b...
Matteo Pusceddu, Simone Ceccolini, Gianluca Palerm...
ETS
2002
IEEE
100views Hardware» more  ETS 2002»
13 years 8 months ago
How to Annotate Educational Multimedia with Non-Functional Requirements
We develop a scheme for representing critical non-functional requirements (NFRs), and apply it to the domain of multimedia educational software (MES) to validate it. Our approach ...
Giovanna Avellis, Anthony Finkelstein
TVLSI
2008
152views more  TVLSI 2008»
13 years 8 months ago
MMV: A Metamodeling Based Microprocessor Validation Environment
With increasing levels of integration of multiple processing cores and new features to support software functionality, recent generations of microprocessors face difficult validati...
Deepak Mathaikutty, Sreekumar V. Kodakara, Ajit Di...