Sciweavers

337 search results - page 38 / 68
» GCIP: exploiting the generation and optimization of integrat...
Sort
View
FDL
2005
IEEE
14 years 2 months ago
Automatic synthesis of the Hardware/Software Interface
Although Moore’s Law enables a huge number of components to be integrated into a single chip, design methods that will allow system architects to put the components together to ...
Francesco Regazzoni, André C. Nácul,...
VISSYM
2007
13 years 11 months ago
Animation of Orthogonal Texture-Based Vector Field Visualization
This paper introduces orthogonal vector field visualization on 2D manifolds: a representation by lines that are perpendicular to the input vector field. Line patterns are generate...
Sven Bachthaler, Daniel Weiskopf
GRAPHICSINTERFACE
2003
13 years 10 months ago
Interactive Point-based Modeling of Complex Objects from Images
Modeling complex realistic objects is a difficult and time consuming process. Nevertheless, with improvements in rendering speed and quality, more and more applications require s...
Pierre Poulin, Marc Stamminger, François Du...
DAC
2005
ACM
13 years 10 months ago
Partitioning-based approach to fast on-chip decap budgeting and minimization
This paper proposes a fast decoupling capacitance (decap) allocation and budgeting algorithm for both early stage decap estimation and later stage decap minimization in today’s ...
Hang Li, Zhenyu Qi, Sheldon X.-D. Tan, Lifeng Wu, ...
ICCAD
1991
IEEE
100views Hardware» more  ICCAD 1991»
14 years 9 days ago
Layout Driven Logic Restructuring/Decomposition
As feature sizes decrease and chip sizes increase, the area and performance of chips become dominated by the interconnect. In spite of this trend, most existing synthesis systems ...
Massoud Pedram, Narasimha B. Bhat