Sciweavers

647 search results - page 105 / 130
» Generation of BDDs from hardware algorithm descriptions
Sort
View
ISSS
2002
IEEE
194views Hardware» more  ISSS 2002»
14 years 24 days ago
Managing Dynamic Concurrent Tasks in Embedded Real-Time Multimedia Systems
This paper addresses the problem of mapping an application, which is highly dynamic in the future, onto a heterogeneous multiprocessor platform in an energy efficient way. A two-p...
Rudy Lauwereins, Chun Wong, Paul Marchal, Johan Vo...
ISPD
1997
ACM
100views Hardware» more  ISPD 1997»
14 years 1 days ago
A pseudo-hierarchical methodology for high performance microprocessor design
- This paper reports on a highly effective methodology to construct complex high performance microprocessors. Critical aspects of the methodology include an integrated database for...
A. Bertolet, K. Carpenter, Keith M. Carrig, Albert...
CAV
2009
Springer
239views Hardware» more  CAV 2009»
13 years 12 months ago
MCMAS: A Model Checker for the Verification of Multi-Agent Systems
tic modalities for correctness [16]. The release described in this abstract is a complete rebuild of a preliminary experimental checker [14]. The model input language includes vari...
Alessio Lomuscio, Hongyang Qu, Franco Raimondi
DSD
2006
IEEE
131views Hardware» more  DSD 2006»
13 years 11 months ago
Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip
Abstract-- Networks-on-Chip will serve as the central integration platform in future complex SoC designs, composed of a large number of heterogeneous processing resources. Most res...
Christian Neeb, Norbert Wehn
IWMM
2000
Springer
84views Hardware» more  IWMM 2000»
13 years 11 months ago
Designing a Trace Format for Heap Allocation Events
Dynamic storage allocation continues to play an important role in the performance and correctness of systems ranging from user productivity software to high-performance servers. W...
Trishul M. Chilimbi, Richard E. Jones, Benjamin G....