Sciweavers

647 search results - page 45 / 130
» Generation of BDDs from hardware algorithm descriptions
Sort
View
DAC
2008
ACM
14 years 9 months ago
Formal datapath representation and manipulation for implementing DSP transforms
We present a domain-specific approach to representing datapaths for hardware implementations of linear signal transform algorithms. We extend the tensor structure for describing l...
Franz Franchetti, James C. Hoe, Markus Püsche...
ICCAD
1998
IEEE
95views Hardware» more  ICCAD 1998»
14 years 5 days ago
Efficient analog circuit synthesis with simultaneous yield and robustness optimization
This paper presents an efficient statistical design methodology that allows simultaneous sizing for performance and optimization for yield and robustness of analog circuits. The s...
Geert Debyser, Georges G. E. Gielen
FPGA
2006
ACM
224views FPGA» more  FPGA 2006»
13 years 11 months ago
Flexible implementation of genetic algorithms on FPGAs
In this paper, we propose a technique to flexibly implement genetic algorithms for various problems on FPGAs. For the purpose, we propose a basic architecture for GA which consist...
Tatsuhiro Tachibana, Yoshihiro Murata, Naoki Shiba...
ICANN
2009
Springer
13 years 5 months ago
Mining Rules for the Automatic Selection Process of Clustering Methods Applied to Cancer Gene Expression Data
Different algorithms have been proposed in the literature to cluster gene expression data, however there is no single algorithm that can be considered the best one independently on...
André C. A. Nascimento, Ricardo Bastos Cava...
MICRO
2009
IEEE
113views Hardware» more  MICRO 2009»
14 years 2 months ago
Portable compiler optimisation across embedded programs and microarchitectures using machine learning
Building an optimising compiler is a difficult and time consuming task which must be repeated for each generation of a microprocessor. As the underlying microarchitecture changes...
Christophe Dubach, Timothy M. Jones, Edwin V. Boni...