Sciweavers

647 search results - page 66 / 130
» Generation of BDDs from hardware algorithm descriptions
Sort
View
DAC
2007
ACM
14 years 9 months ago
Automatic Verification of External Interrupt Behaviors for Microprocessor Design
Interrupt behaviors, especially the external ones, are difficult to verify in a microprocessor design project in that they involve both interacting hardware and software. This pap...
Fu-Ching Yang, Wen-Kai Huang, Ing-Jer Huang
ISCAS
2006
IEEE
129views Hardware» more  ISCAS 2006»
14 years 2 months ago
JPEG2000 for digital cinema
JPEG2000 is the latest international standard for image compression. It combines state of the art image compression performance with a rich feature set. JPEG2000 codestreams are h...
Ali Bilgin, Michael W. Marcellin
DAC
2009
ACM
14 years 9 months ago
Event-driven gate-level simulation with GP-GPUs
Logic simulation is a critical component of the design tool flow in modern hardware development efforts. It is used widely ? from high-level descriptions down to gate-level ones ?...
Debapriya Chatterjee, Andrew DeOrio, Valeria Berta...
DASFAA
2010
IEEE
139views Database» more  DASFAA 2010»
14 years 2 months ago
Highly Scalable Multiprocessing Algorithms for Preference-Based Database Retrieval
Abstract. Until recently algorithms continuously gained free performance improvements due to ever increasing processor speeds. Unfortunately, this development has reached its limit...
Joachim Selke, Christoph Lofi, Wolf-Tilo Balke
FPL
2009
Springer
104views Hardware» more  FPL 2009»
14 years 18 days ago
A multi-layered XML schema and design tool for reusing and integrating FPGA IP
Reconfigurable computing systems remain difficult to use and program. One way to increase design productivity for these systems is through reuse of previously developed and veri...
Adam Arnesen, Nathan Rollins, Michael J. Wirthlin