2062 search results - page 263 / 413 » Hardware Objects for Java |
ISQED
2003
IEEE
14 years 2 months ago
2003
IEEE
An algorithm for mapping core terminals to System-On-a-Chip (SOC) I/O pins and scheduling tests in order to achieve costefficient concurrent test for core-based designs is present...
ISQED
2003
IEEE
14 years 2 months ago
2003
IEEE
In this paper, we evaluate the dependencies between tools, data and environment in process design kits, and present a framework for systematically analyzing the quality of the des...
ITC
2003
IEEE
14 years 2 months ago
2003
IEEE
While the IEEE P1500 standards working group is on the verge of recommending a standard test interface for "non-mergeable" cores, a need was felt to adopt a standard met...
DATE
2010
IEEE
14 years 2 months ago
2010
IEEE
—This paper presents reuse-aware modulo scheduling to maximizing stream reuse and improving concurrency for stream-level loops running on stream processors. The novelty lies in t...
DATE
2002
IEEE
14 years 2 months ago
2002
IEEE
Intra-iteration data reuse occurs when multiple array references exhibit data reuse in a single loop iteration. An optimizing compiler can exploit this reuse by clustering (in the...