Sciweavers

45 search results - page 5 / 9
» Hardware Performance Simulations of Round 2 Advanced Encrypt...
Sort
View
FCCM
2008
IEEE
205views VLSI» more  FCCM 2008»
14 years 1 months ago
Credit Risk Modelling using Hardware Accelerated Monte-Carlo Simulation
The recent turmoil in global credit markets has demonstrated the need for advanced modelling of credit risk, which can take into account the effects of changing economic condition...
David B. Thomas, Wayne Luk
CSE
2009
IEEE
14 years 2 months ago
On the Design of a Suitable Hardware Platform for Protocol Stack Processing in LTE Terminals
—In this paper we present a design methodology for the identification and development of a suitable hardware platform (including dedicated hardware accelerators) for the data pl...
Sebastian Hessel, David Szczesny, Shadi Traboulsi,...
ICCD
2007
IEEE
746views Hardware» more  ICCD 2007»
14 years 4 months ago
Hardware design of a Binary Integer Decimal-based floating-point adder
Because of the growing importance of decimal floating-point (DFP) arithmetic, specifications for it are included in the IEEE Draft Standard for Floating-point Arithmetic (IEEE P75...
Charles Tsen, Sonia Gonzalez-Navarro, Michael J. S...
COMSIS
2007
206views more  COMSIS 2007»
13 years 7 months ago
Building an Advanced Invariant Real-Time Human Tracking System
Real-time human tracking is very important in surveillance and robot applications. We note that the performance of any human tracking system depends on its accuracy and its ability...
Fayez Idris, Mazen Abu-Zaher, Rashad J. Rasras, Ib...
ACNS
2008
Springer
103views Cryptology» more  ACNS 2008»
14 years 1 months ago
A Very Compact "Perfectly Masked" S-Box for AES
Implementations of the Advanced Encryption Standard (AES), including hardware applications with limited resources (e.g., smart cards), may be vulnerable to “side-channel attacks...
D. Canright, Lejla Batina