Sciweavers

398 search results - page 27 / 80
» Hardware Reuse at the Behavioral Level
Sort
View
TRETS
2010
142views more  TRETS 2010»
13 years 6 months ago
Performance Analysis Framework for High-Level Language Applications in Reconfigurable Computing
s, and abstractions, typically enabling faster development times than with traditional Hardware ion Languages (HDLs). However, programming at a higher level of abstraction is typic...
John Curreri, Seth Koehler, Alan D. George, Brian ...
IFIP12
2004
13 years 9 months ago
Model-Based Debugging with High-Level Observations
Recent years have seen considerable developments in modeling techniques for automatic fault location in programs. However, much of this research considered the models from a standa...
Wolfgang Mayer, Markus Stumptner
SIGMETRICS
2010
ACM
145views Hardware» more  SIGMETRICS 2010»
13 years 3 months ago
Towards architecture independent metrics for multicore performance analysis
The prevalence of multicore architectures has made the performance analysis of multithreaded applications an intriguing area of inquiry. An understanding of locality effects and c...
Milind Kulkarni, Vijay S. Pai, Derek L. Schuff
ICCAD
2001
IEEE
143views Hardware» more  ICCAD 2001»
14 years 5 months ago
Transient Power Management Through High Level Synthesis
The use of nanometer technologies is making it increasingly important to consider transient characteristics of a circuit’s power dissipation (e.g., peak power, and power gradien...
Vijay Raghunathan, Srivaths Ravi, Anand Raghunatha...
DAC
2003
ACM
14 years 9 months ago
Behavioral consistency of C and verilog programs using bounded model checking
We present an algorithm that checks behavioral consistency between an ANSI-C program and a circuit given in Verilog using Bounded Model Checking. Both the circuit and the program ...
Edmund M. Clarke, Daniel Kroening, Karen Yorav